



UNITED STATES PATENT AND TRADEMARK OFFICE

71 N
UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/616,960	07/11/2003	Yong Wan Kim	8733.160.20-US	2132
7590	01/16/2004		EXAMINER	
MCKENNA LONG & ALDRIDGE LLP			SCHECHTER, ANDREW M	
Song K. Jung			ART UNIT	PAPER NUMBER
1900 K Street, N.W.				
Washington, DC 20006			2871	

DATE MAILED: 01/16/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary	Application No.	Applicant(s)	
	10/616,960	KIM, YONG WAN	
	Examiner Andrew Schechter	Art Unit 2871	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
- Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 11 July 2003.

2a) This action is **FINAL**. 2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 7,9 and 10 is/are pending in the application.

4a) Of the above claim(s) _____ is/are withdrawn from consideration.

5) Claim(s) _____ is/are allowed.

6) Claim(s) 7,9 and 10 is/are rejected.

7) Claim(s) _____ is/are objected to.

8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. §§ 119 and 120

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
a) All b) Some * c) None of:
1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. 09/468,354.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

13) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application) since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.
a) The translation of the foreign language provisional application has been received.

14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121 since a specific reference was included in the first sentence of the specification or in an Application Data Sheet. 37 CFR 1.78.

Attachment(s)

1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413) Paper No(s). _____ .
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application (PTO-152)
3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) _____. 6) Other: _____

DETAILED ACTION

Specification

1. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

The following title is suggested: "Liquid crystal display having passivation layer partially exposing gate insulating layer".

Claim Objections

2. Claim 9 is objected to because of the following informalities: the claim recites "the gate line" in line 2 and "the pixel electrode" in line 5. However, the subsidiary electrode [see Fig. 5] is over a gate line and connected to the gate line's neighboring pixel electrode, not its own pixel electrode. Either "the gate line" should be "a gate line" or "the pixel electrode" should be "a pixel electrode". Appropriate correction is required.

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 7 and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Shin*, U.S. Patent No. 5,825,449 in view of *Taguchi*, U.S. Patent No. 5,963,279.

Shin '449 discloses [see Fig. 2, for instance] a liquid crystal display comprising:

- a substrate [1];*
- a gate wire on the substrate including a gate electrode [the portion of 2 under the TFT] and a gate line [the portion of 2 connecting from the TFT to the gate pad 2C, required in order to apply a voltage to the TFT, see col. 3, lines 44-49; not shown in Fig. 2, it is 600 in Fig. 6];*
- a gate insulating layer [3] covering an exposed surface of the substrate including the gate wire;*
- a thin film transistor formed in an active layer [4] on the gate insulating layer, having the gate electrode [2] and further having a source electrode [7] and a drain electrode [8];*
- a data wire on the gate insulating layer including a data line [the "source wiring" leading from the transistor to 7A, see col. 4, lines 1-5], the source electrode, and the drain electrode [col. 3, line 63 – col. 4, line 5];*
- a pixel electrode [6] connected to the drain electrode of the thin film transistor;*
- a passivation layer [9] covering the data wire and the thin film transistor, except the drain electrode [see Fig. 2], being covered by the pixel electrode [see Fig. 2];*
- a data pad [2A, 7A] at an end of the data line, being covered with the passivation layer;*
- a contact hole in the passivation layer exposing an exposed portion of the data pad [see Fig. 2];*

a data pad covering layer [6A] covering the exposed portion of the data pad [see Fig. 2].

Shin '449 does not disclose the passivation layer exposing the gate insulating layer except portions of the gate insulating layer where the data wire, thin film transistor, and pixel electrode are formed. *Taguchi* discloses [see Figs. 10-19] a method of preventing defects in an analogous liquid crystal display which, when applied to the device of *Shin '449*, causes the passivation layer to expose the gate insulating layer except portions where the data wire, thin film transistor, and pixel electrode are formed.

Taguchi's method of preventing defects [see Figs. 9-19] aims to prevent defects caused by a pixel electrode short-circuiting to neighboring electrodes, by etching around the border of the pixel electrode [see Fig. 9] using the gate insulating layer as an etch-stop [see Fig. 19]. (*Taguchi* does not anticipate the claimed invention, because the pixel electrode in *Taguchi* is not above a passivation layer, as it is in *Shin '449*.)

Applying this method of preventing defects to the device of *Shin '449*, one of ordinary skill in the art would etch around the border of the pixel electrode using the gate insulating layer as an etch-stop, with the result that *Shin '449*'s passivation layer would expose the gate insulating layer, except portions where the data wire, thin film transistor, and pixel electrode are formed.

It would have been obvious to one of ordinary skill in the art at the time of the invention to use *Taguchi*'s method of preventing defects in the device of *Shin '449*, motivated by *Taguchi*'s teaching that by thus eliminating short-circuits between the

electrodes, “display defects are drastically reduced, display quality is improved and production yield is also improved” [abstract]. Claim 7 is therefore unpatentable.

Shin ‘449 also discloses the passivation layer covering the data wire and thin film transistor, and exposing a portion of the pixel electrode [see Fig. 2], so claim 10 is also unpatentable.

5. Claims 7, 9, and 10 are rejected under 35 U.S.C. 103(a) as being unpatentable over *Shin et al.*, U.S. Patent No. 5,737,049 in view of *Taguchi*, U.S. Patent No. 5,963,279 and further in view of *Shin*, U.S. Patent No. 5,825,449.

Shin ‘049 discloses [see Figs. 2, 3, and 5, for instance] a liquid crystal display comprising:

- a substrate [1];
- a gate wire on the substrate including a gate electrode [21] and a gate line [40];
- a gate insulating layer [24, or 23 and 24] covering an exposed surface of the substrate including the gate wire;
- a thin film transistor formed in an active layer [25] on the gate insulating layer, having the gate electrode [21] and further having a source electrode [29] and a drain electrode [30];
- a data wire on the gate insulating layer including a data line [50], the source electrode, and the drain electrode [col. 5, lines 25-27 and col. 6, lines 59-60];
- a pixel electrode [33] connected to the drain electrode of the thin film transistor;
- a passivation layer [31] covering the data wire and the thin film transistor, except the drain electrode [see Fig. 2], being covered by the pixel electrode [see Fig. 2].

Shin '049 does not disclose the passivation layer exposing the gate insulating layer except portions of the gate insulating layer where the data wire, thin film transistor, and pixel electrode are formed. *Taguchi* discloses [see Figs. 10-19] a method of preventing defects in an analogous liquid crystal display which, when applied to the device of *Shin* '049, causes the passivation layer to expose the gate insulating layer except portions where the data wire, thin film transistor, and pixel electrode are formed.

Taguchi's method of preventing defects [see Figs. 9-19] aims to prevent defects caused by a pixel electrode short-circuiting to neighboring electrodes, by etching around the border of the pixel electrode [see Fig. 9] using the gate insulating layer as an etch-stop [see Fig. 19]. (*Taguchi* does not anticipate the claimed invention, because the pixel electrode in *Taguchi* is not above a passivation layer, as it is in *Shin* '049.) Applying this method of preventing defects to the device of *Shin* '049, one of ordinary skill in the art would etch around the border of the pixel electrode using the gate insulating layer as an etch-stop, with the result that *Shin* '049's passivation layer would expose the gate insulating layer, except portions where the data wire, thin film transistor, and pixel electrode are formed.

It would have been obvious to one of ordinary skill in the art at the time of the invention to use *Taguchi*'s method of preventing defects in the device of *Shin* '049, motivated by *Taguchi*'s teaching that by thus eliminating short-circuits between the electrodes, "display defects are drastically reduced, display quality is improved and production yield is also improved" [abstract].

Shin '049 also does not disclose the data pad, contact hole, and data pad covering layer recited by claim 7. *Shin '049* is silent on the subject of such data pads. *Shin '449*, however, does disclose a data pad [2A, 7A] at an end of the data line, being covered with the passivation layer, a contact hole in the passivation layer exposing an exposed portion of the data pad [see Fig. 2], and a data pad covering layer [6A] covering the exposed portion of the data pad [see Fig. 2]. It would have been obvious to one of ordinary skill in the art at the time of the invention to use these data pads in the device of *Shin '049*, motivated by *Shin '449*'s teaching that this data pad structure "does not require the step of exposing the pad directing after depositing the gate insulating film, and the source and gate pads are exposed by etching during the passivation process" [col. 4, lines 35-39], thereby saving manufacturing steps, and "the problem of high contact resistance between the source pad and the source, caused by forming the source pad from the gate material, can be avoided" [col. 4, lines 43-46], so the quality of the electrical connections using this data pad structure is high.

Claim 7 is therefore unpatentable.

Shin '049 also discloses [see Fig. 5] a part of the data wire on the gate insulating layer over the gate line comprises a subsidiary electrode [52], wherein the subsidiary electrode comprises an exposed portion [the portion below the contact hole] which is connected to the pixel electrode [33] and a remainder portion being covered with the passivation layer [the portion around the edge of the contact hole]. Claim 9 is therefore unpatentable as well.

Shin '049 also discloses the passivation layer covering the data wire and thin film transistor, and exposing a portion of the pixel electrode [see Fig. 2], so claim 10 is also unpatentable.

Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

U.S. Patent No. 5,926,235 to *Han et al.* and U.S. Patent No. 6,091,466 to *Kim et al.* also disclose devices with pixel electrodes on passivation layers, having a subsidiary electrode connected to the pixel electrode.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Andrew Schechter whose telephone number is (703) 306-5801. The examiner can normally be reached on Monday - Friday, 9:00 - 5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert H. Kim can be reached on (703) 305-3492. The fax phone number for the organization where this application or proceeding is assigned is (703) 746-4711.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Andrew Schechter
Andrew Schechter
Patent Examiner
Technology Center 2800
8 January 2004